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A voltage-controlled topological-spin switch (vTOPSS) that uses a hybrid topological insulator-
magnetic insulator multiferroic is presented that can implement Boolean logic operations with sub-10
aJ energy-per-bit and energy-delay product on the order of 10−27 Js. The device uses a topological
insulator (TI), which has the highest efficiency of conversion of electric field to spin torque yet ob-
served at room temperature, and a low-moment magnetic insulator (MI) that can respond rapidly
to a given spin torque. We present the theory of operation of vTOPSS, develop analytic models of
its performance metrics, elucidate performance scaling with dimensions and voltage, and benchmark
vTOPSS against existing spin-based and CMOS devices. Compared to existing spin-based devices,
such as all-spin logic and charge-spin logic, vTOPSS offers 100× lower energy dissipation and (40-
100)× lower energy-delay product. With experimental advances and improved material properties,
we show that the energy-delay product of vTOPSS can be lowered to 10−29 Js, competitive against
existing CMOS technology. Finally, we establish that interconnect issues that dominate the per-
formance in CMOS logic are relatively less significant for vTOPSS, implying that highly resistive
materials can indeed be used to interconnect vTOPSS devices.
I. INTRODUCTION
Spin-based logic and memory devices use nanomag-
nets as digital spin capacitors to store and manipulate
information [1]. Typically, spin-polarized electrical cur-
rents or magnetic fields are used to control the magneti-
zation vector of nanomagnets while reading and writing
information [2]. Compared to their charge-based coun-
terparts, spin-based devices offer non-volatility of infor-
mation and superior logical efficiency, i.e. fewer devices
to implement a given Boolean function [3]. However, the
majority of spin-based devices suffer from high energy
dissipation resulting from a large electric current density
on the order of 106 A/cm2 required to reorient the mag-
netization vector [4, 5]. Such large current densities not
only lead to excessive Joule heating in the device, but
could cause electromigration issues in metallic intercon-
nects [6]. At the same time, reversal of metallic ferro-
magnetic bodies using anti-damping spin-transfer torque
(STT) proceeds on a timescale on the order of 100’s of
picoseconds to a few nanoseconds [7]. As such, existing
spin-based devices have an energy-delay product that is
(1,000-10,000)× larger than that of their CMOS counter-
parts [8].
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To harness the full potential of spintronics technology,
it is imperative to develop methods for energy-efficient
and fast manipulation of the magnetic order parame-
ter. Actuation methods, such as voltage control of mag-
netic anisotropy and coercivity, use of magnetoelectric
and exchange coupling in multiferroic/ferromagnetic het-
erostructures, and charge carrier density mediated ferro-
magnetism control, have been investigated [9, 10]. Yet,
these effects are generally weak at room temperature,
which limits their practical use. For example, full 180◦
reversal of a ferromagnet via the magnetoelectric effect
requires the assistance of electric currents or magnetic
fields or can be accomplished using the resonant pulsed
switching mode that requires precise pulse timing [11–
14]. Magnetoelastic effects that are used to tune the
magnetic properties of thin films via epitaxial strain or
piezoelectric substrates are generally observed in small
aspect ratio nanomagnets [15, 16]. However, in high as-
pect ratio nanomagnets it is difficult to use strain effects
to tune the magnetic properties.
A promising research direction is “topological spintron-
ics” that has been driven by the demonstration of efficient
room-temperature spin-charge conversion in heterostruc-
tures with a topological insulator (TI) interfacing a ferro-
magnetic (FM) metal [17]. The key property responsible
for this advance is the combination of large spin-orbit
coupling (SOC) strength and time-reversal symmetry
that leads to the formation of helical Dirac surface states
possessing an inherent spin-momentum locking [18–21].
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2The distinctive feature of TIs is that even without car-
riers near the chemical potential in bulk, the spin Hall
conductivity can be finite and significantly larger than
that of heavy metals such as Pd, Pt, W [22–24].
Here, we utilize electric fields across a TI resulting in
a coherent transport of spins across the material to gen-
erate a spin torque on the magnetization of an adjacent
magnetic insulator (MI) layer [25]. Unlike FM metal,
there is no shunting of electric current in the MI layer
and current is restricted to flow on the surface of the
TI layer. Furthermore, the MI can induce a gap in the
TI surface states, rendering the TI surface state insu-
lating, which is (counterintuitively) beneficial to the de-
vice operation. The spin-based device, voltage-controlled
topological-spin switch (vTOPSS), decouples the ele-
ments of a magnetoelectric material [26], allowing us to
simultaneously optimize the choice of both TI and MI
materials, thereby enabling ultra-low-energy computing.
One of the most important properties of the MI layer
is its low damping [27, 28] which is highly desirable in
device applications where switching is realized through
magnetization precession, as in vTOPSS. The remainder
of this paper is organized as follows. In Section II, the
physics of operation of vTOPSS is presented. In Section
III, analytic models of performance metrics of vTOPSS
are presented followed by benchmarking results against
existing spin- and charge-based devices in Section IV.
In Section V, implementation of universal Boolean logic
gates and the logical efficiency of vTOPSS resulting from
its innate polymorphism are highlighted. Section V sum-
marizes the key findings of this work while also offering
an outlook on future research directions.
II. PHYSICS OF OPERATION
The evolution of the wave functions of the full bands of
the TI, under the influence of an electric field, produces
coherent transport of spins across the material [29], which
can be used to efficiently manipulate the magnetization
state of an adjacent magnetic layer [30]. The charge Hall
conductivity and bulk dissipative charge currents vanish
or are small in the TI, but the spin Hall conductivity is
finite and can be much larger than that of a large-SOC
metal [31]. A TI has the highest efficiency of conver-
sion of electric field to spin torque yet observed at room
temperature [32, 33]. Hybrid TI-MI structures decouple
the constituent features of a multiferroic material, allow-
ing independent optimization of both components of the
response of magnetization to an electric field, i.e. gener-
ation of spin torque from the electric field and response
of the magnetic moments to the spin torque.
The total Berry curvature of a full band measures the
integrated correlation between spin and orbital degrees
of freedom. For a so-called trivial insulator this correla-
tion integrates to zero across the entire full band. Thus,
if at one region of the Brillouin zone the wave functions
of the band have spin and orbit correlated preferentially
parallel, there will be another region of the zone in which
the wave functions are correlated preferentially antipar-
allel. An example is the valence band in a trivial direct-
gap semiconductor, such as GaAs, which is of p-orbital
character, for which the wave functions near the valence
maximum are heavy hole states, with spin and orbit de-
grees of freedom parallel, whereas at energies below the
split-off energy the spin and orbit degrees of freedom are
preferentially oriented antiparallel.
TIs differ from these trivial insulators in that this spin-
orbit correlation does not integrate to zero. The spin-
orbit correlation is described quantitatively by the Berry
curvature of the band, and thus the electronic ground in
a TI possesses a nonzero integrated Berry curvature. The
spin Hall conductivity in the clean static limit, evaluated
as the linear response of the spin current to an electric
field using the Kubo approach, depends directly on the
Berry curvature [34]:
σyx =
e~
V
∑
k
fnkΩ
z
nk, (1)
where e is the elementary charge, ~ is the reduced
Planck’s constant, V is the volume of the system, k is
the crystal momentum, n is a band index, and is Ωznk is
the Berry curvature:
Ωznk = 2
∑
n 6=n′
Im
〈
unk|jzy |un′k
〉 〈un′k|vx|unk〉
(Enk − En′k)2 . (2)
Here, the Fermi-Dirac function fnk ensures that the sum
is over filled states, corresponding to all the filled bands
at zero temperature. The spin current and velocity op-
erators, jˆji and vˆi, are
jˆji =
~
4
(vˆiσj + σj vˆi), ~vˆi = ∇kiHˆ, (3)
where σj is the spin operator along direction j, and Hˆ is
the Hamiltonian of the material. The current and veloc-
ity operators are evaluated between the states with Bloch
functions unk and un′k, and energy Enk.
As the integrated Berry curvature of the full band does
not vanish for a TI, and the spin Hall conductivity is di-
rectly related to the total Berry curvature of the filled
states of the TI, even without any carriers near the chem-
ical potential in bulk, the spin Hall conductivity does not
vanish. This characteristic clearly identifies the spin cur-
rent involved as non-dissipative until it encounters other
regions, such as an interface. Here we take advantage of
this localized effect to drive vTOPSS shown in Fig. 1.
The device relies on the accumulation of spins at an in-
terface, originating from the voltage (Vin) applied to the
TI. The spin Hall conductivity for a TI can be as large
as (or larger than) that of a large SOC metal, but the
dissipative longitudinal charge current will vanish for the
TI. Thus, a TI provides the advantages of a large spin
Hall conductivity, but without the intrinsic dissipation of
a metallic material. The resulting spin current produced
by the electric field on the TI generates a torque on the
spin in the magnetic material through exchange coupling
or anti-damping torque. In the case of effective exchange
3coupling, the torque forces the magnetization to precess
and eventually reverse.
The spin-current density created by applying an elec-
tric field ETI is:
Js = σyxETI. (4)
The resulting magnetization dynamics of the ferromag-
netic insulator can be described using the Landau-
Lifshitz-Gilbert-Sloncewski equation in a macrospin
limit [35]:
1
γ′
dm
dt
= −µ0m×Heff − αµ0m× (m×Heff)
− cexjsm× pˆ︸ ︷︷ ︸
Field-like torque
+ jsm× (m× pˆ)︸ ︷︷ ︸
Slonczewski torque
, (5)
where m is a unit vector in the magnetization direction.
γ′ = γ/(1 + α2), γ is the gyromagnetic ratio, µ0 is the
vacuum permeability, and α is the Gilbert damping coef-
ficient. The last two terms describe a spin torque from a
spin-current polarized in a direction pˆ, generally perpen-
dicular to the electric field and in the plane of the TI/MI
interface. Js = 2MstMIjs, where Ms is the magnetization
of the MI layer, and tMI is its thickness. (We assume a
thin ferromagnetic insulator with area in contact with the
topological insulator Aint and thickness tMI.) The first
spin-torque term describes the precession of the magneti-
zation about the spin-polarization direction, with an ex-
change coupling parameter cex. (For an estimate of this
parameter see Ref. [30].) This term is often referred to
as a field-like interaction. The second spin-torque term
characterizes the Slonczewski “anti-damping” torque, a
torque that can oppose the dissipative term (the second
term on the right hand side of the equation), leading to
precessional magnetization dynamics and switching.
The effective field Heff characterizes the magnetic
anisotropy of the free layer. For a uniaxial magnet with
easy magnetization direction in the y-direction
Heff = 2Ebmy/(µ0MsVMI), (6)
where Eb is the energy barrier to magnetization rever-
sal and VMI is the volume of the MI layer. The mag-
netization switching mechanism depends on the orienta-
tion of the magnetic easy axis relative to the direction of
spin-polarization pˆ. When the two are orthogonal, the
switching can occur due to precession about the spin-
polarization direction and be very fast (< 100 ps) [36–
38]. However, typically precise electric pulse timing is re-
quired to ensure switching. When the spin-polarization
is collinear with the easy-axis direction the switching is
slower but the pulse time is not a critical parameter; in
general, the write error rate decreases monotonically with
either increasing pulse amplitude or duration [39]. The
electric field polarity determines the sense of reversal, i.e.
from my = 1 to −1 and vice-versa. The threshold spin
current density for anti-damping spin-current switching
follows from Eqn. (5), Js,th = 4αEb/Aint. The antidamp-
ing switching mechanism will be considered in the anal-
ysis presented in Sec. III.
As shown in Fig. 1, the readout in vTOPSS is accom-
plished by exchange coupling a small section of the MI
layer (storing information) to the free layer of a magnetic
tunnel junction (MTJ), which could operate with sub-100
mV supply voltages (V +/V −) to generate sufficient out-
put voltage (Vout) with intrinsic gain and the ability to
fan-out. This separates the robust information storage
aspect from the transduction within a hybrid magneto-
electric device, allowing one to probe the magnetization
without disturbing the state.
V-
Vout
y
z
xV+Vin
GND
Topological insulator
Magnetic insulator
Fixed magnet
Free magnet Exchange coupling
Write unit
Read unit
FIG. 1. Copy/invert functions implemented using vTOPSS.
In the write unit, input voltage signal applied across the
TI layer creates spin accumulation at the interface of the
TI and MI layers, which exerts a spin torque on the mag-
netization of the MI layer to reverse it. The read unit
has an MTJ exchange coupled to the MI layer that al-
lows reading the information in the MI layer. The polarity
of the output voltage can be changed on-the-fly by chang-
ing the polarity of the voltages V + and V − on the MTJ
stack, allowing both inverting and non-inverting logic to be
realized using the same primitive/layout. Typical mate-
rial systems are, TI: Bi2Se3/(BixSb1−x)2Te3, MI: Y3Fe5O12,
(Ni0.65Zn0.35)(Al0.2Fe0.8)O4, BaFe12O19, Tm3Fe5O12, MTJ:
CoFeB-MgO-CoFeB/Ru/CoFe/IrMn (SAF), wires: metallic
or semiconducting nano-interconnects with effective resistiv-
ity < 100 µΩcm.
III. PERFORMANCE MODELING
In most spin-based devices, the operating speed is lim-
ited by the time it takes to reverse the magnetization
of the metallic ferromagnetic layer, which is typically on
the order of a nanosecond. Spin-based devices using spin-
Hall effect in heavy metals, such as Pt, Pd, W, require
large electric fields in the heavy metal to generate suffi-
cient electric current to cause STT switching of nanomag-
nets. The spin-based device, vTOPSS, takes advantages
of the unique properties of TI and MI material systems
to achieve the following criteria for energy-efficient logic
applications: (i) non-volatility of operational states, (ii)
fully voltage-driven switching of the MI magnetization
with voltages < 100 mV, (iii) absence of dissipative elec-
tric currents during the write process, and (iv) ultra-fast
switching of the MI magnetization due to its low Gilbert
damping.
In this section, analytic models of latency and energy
4dissipation of vTOPSS are presented followed by a com-
parison of metrics against those of existing spin-based
and charge-based devices. Analytic models are obtained
for a uniaxial MI layer subject to anti-damping STT re-
sulting from spin accumulation at the TI-MI interface
when the TI is subject to an external electric field. Multi-
domain effects in the MI layer are neglected to arrive at
closed form solutions of performance metrics that can
provide insight into the device limits and opportunities.
A. Device Latency
To estimate vTOPSS latency, the rate of spin accu-
mulation at the TI-MI interface must be calculated. For
a given electric field (ETI) and spin Hall conductivity
(σSHC) of the TI layer, the accumulation rate of inter-
face spins is given as
dnspins
dt
=
σSHC
~/2
ETI =
σSHC
~/2
Vin
W
, (7)
where Vin is the voltage applied across the TI layer, and
W is the width of the TI layer, measured along y-axis in
Fig. 1. For a given efficiency, ε, of coupling of spins at
the TI-MI interface and the magnetic moment of the MI
layer, the following condition is satisfied:
Nspins,MI = εnspinsAint. (8)
Here, Nspins,MI is the total number of spins in the MI
layer subject to spin torque due to the interface spin ac-
cumulation, and Aint is the interface cross-sectional area.
The total number of spins in a magnetic body is given as
Nspins,MI =
MsVMI
µB
=
2Eb
µBHK
, (9)
where HK is the anisotropy field of the MI layer, and
µB = 9.3 × 10−24 J/T is Bohr magneton. Assuming
anti-damping switching of the MI layer in the ballistic
limit (JMI  Jth), the rate of spin accumulation at the
interface will balance the rate of magnetization reversal of
the MI layer. Here, JMI is the input spin current density
in the MI layer, while Jth is the threshold spin current
density required for STT-induced magnetization reversal.
In this case, the reversal time, τ , of the MI layer is [40]
τ =
Nspins,MI
εAintdnspins/dt . (10)
Considering that the TI and MI widths are identical and
using Eqn. (7) and Eqn. (9), the above equation simplifies
to
τ =
2Eb
µBHKεL
(
σSHC
~/2
)
Vin
, (11)
where L is the length of the TI layer (measured along
x-axis in Fig. 1). This equation shows that for fixed MI
properties and switching voltage, the device latency is
inversely proportional to the length scale. An increase
in L while fixing Eb and HK values requires reducing
the MI layer thickness. Therefore, the TI-MI interface
area (Aint = WL) increases for the same volume of the
MI layer, which increases the interface spin accumulation
and the strength of STT acting on the MI layer.
The device delay can also be reduced by lowering the
MI energy barrier, Eb; however, this comes at the cost
of reduced thermal stability of the MI layer. An increase
in σSHC of the TI layer and the spin-coupling efficiency
are particularly beneficial toward reducing the device la-
tency. While the total latency of the device must include
the time needed to charge/discharge the device capac-
itance (sum of interconnect and TI input capacitance),
our analysis presented in Sec. III B shows that the domi-
nant time constant is due to the rate of spin accumulation
at the TI-MI interface.
Apart from the device geometry and material prop-
erties, a critical parameter affecting the device dynam-
ics is the switching voltage, Vin. This voltage must be
enough to ensure that the spin current input to the MI
layer exceeds the critical spin current (Jth) for determin-
istic reversal. Lower-α MI materials are advantageous
to reduce Jth and permit low-power spin-based devices.
The minimum switching voltage is found by considering
JMI = Jth = d(Nspins,MI/Aint)/dt. Using Eqn. (7) and
Eqn. (8), we obtain
V minin =
2αEb
εLσSHC
. (12)
Assuming Vin = ξV
min
in (ξ > 1) and substituting in
Eqn. (11), we see that τ = τD/(2ξ), where τD =
1/(γHKα) is the natural time scale for the dynamics of
uniaxial nanomagnets subject to anti-damping torque.
Considering α = 10−4, Eb = 30kT (kT = 25.8 meV
at room temperature), ε = 0.1, L = 10 nm, σSHC =
1000~/2e Ω−1cm−1, V minin ≈ 0.75 mV. For Vin = 100 mV,
corresponding to ξ = 133, and HK = 0.1 T, τ ≈ 210 ps.
B. Minimum read voltage and energy dissipation
In the vTOPSS device, the read unit is an MTJ stack
coupled to the MI layer as depicted in Fig. 1. The read
voltages are labeled as V + and V − and have the same
magnitude but opposite polarity. That is, V + = Vread
and V − = −Vread, where Vread is the magnitude of the
voltage applied to the MTJ to read the magnetization
state of the MI layer. The supply voltages are clocked
such that the writing and reading of a given logic stage
happen in concurrent cycles. The voltage generated at
the output node Vout of the n
th stage drives the write
unit of (n + 1)th stage. The output voltage must meet
the V minin criterion in Eqn. (12).
The equivalent circuit model of vTOPSS is shown in
Fig. 2. The interconnect is modeled as a lumped RC
network with Rint and Cint representing the total in-
terconnect resistance and capacitance, respectively [41].
For a given interconnect length of Lint, Rint = rintLint
and Cint = cintLint, where rint and cint are the per-unit-
length interconnect resistance and capacitance, respec-
tively. The conductances of the parallel and anti-parallel
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FIG. 2. Equivalent electrical circuit of the read unit of a
stage driving the write unit of the following stage. The MTJ
stack conductances are given as GP (parallel) and GAP (anti-
parallel). The total interconnect resistance and capacitance
are Rint and Cint. The TI layer is modeled as a leaky capacitor
with capacitance CTI and shunt conductance GTI. The MTJ
read voltages have the same magnitude but opposite polarity.
configuration of the free and fixed layer in the MTJ stack
are denoted as GP and GAP, respectively. These conduc-
tances are typically determined from the tunneling mag-
netoresistance (TMR) and resistance-area (RA) product
measurements of the MTJ structure. TMR is given as
(GP−GAP)/GP, while RA is given as AMTJ/(GP+GAP),
where AMTJ is the cross-sectional area of the MTJ stack.
For all results reported in this paper, AMTJ = Aint, un-
less otherwise specified.
The capacitance of the TI layer is CTI, while the leak-
age of electric current through the TI is modeled us-
ing the leakage conductance GTI. The TI capacitance
is given as CTI = 0rAint/W , where 0 = 8.85 × 10−12
F/m and r is the static relative dielectric permittivity of
the TI layer. For Bi2Se3, r ≈ 110 [42]. The leakage con-
ductance GTI = GsheetL/W , where Gsheet = ensµ [43].
Here, ns and µ correspond to the density and the effective
mobility of surface carriers, respectively.
The leakage in the TI layer results from the con-
ductance of topologically trivial and non-trivial surface
states as well as the bulk conductivity resulting from un-
avoidable self-doping effects [44]. Attempts to suppress
bulk conductivity include thinning the TI layer until the
surface contribution dominates or utilizing compensation
doping to suppress free carriers in the bulk. For exam-
ple, in Ref. [45], copper doping is used in Bi2Se3 films
to fully suppress bulk states and decouple the surface
states in samples as thin as 20 nm. A sheet resistance
of ≈ 1000 Ω/ at room temperature (300 K) is exper-
imentally measured in a 20-nm thick Bi2Se3 film, while
the sheet resistance increases to 1400 Ω/ and 3000 Ω/
in film thicknesses of 10 nm and 2 nm, respectively, in
the same sample. More recently, sheet resistances on the
order of 10’s of kΩ/ have been experimentally achieved
at room temperature in 5-60 nm thick Bi2Se3 films grown
on insulating In2Se3/(Bi0.5In0.5)2Se3 buffer layer on sap-
phire substrates [46].
To obtain the energy dissipation of vTOPSS, Kirchoff’s
laws are first solved in the circuit shown in Fig. 2, which
gives the following time-domain response of output volt-
age:
Vout(t) = Vf
(
1− e− tτeq
)
+ Vie
− tτeq , (13a)
Vf =
(GP −GAP)Vread
GP +GAP +RintGTI (GP +GAP)
, (13b)
τeq =
(1 +Rint(GP +GAP))Cout
GP +GAP +RintGTI (GP +GAP)
. (13c)
Here, Vf and Vi are the final and initial voltages, respec-
tively, at the output node. At the end of the read/write
cycle, the voltage Vout is reset to 0 V. Therefore, for all
results presented in this paper, Vi = 0 V. The minimum
read voltage required on the MTJ stack to ensure cor-
rect functionality is obtained by equating Eqn. (12) and
Eqn. (13). Assuming that the read pulse duration is
significantly greater than τeq, V
min
read is given as
V minread =
2αEb
εLσSHC
[
(GP +GAP)(1 +RintGTI)
GP −GAP
]
. (14)
In Fig. 3, the minimum read voltage (V minread) and the
minimum input voltage (V minin ) required for magnetiza-
tion reversal are plotted as functions of the efficiency of
spin coupling at TI-MI interface for various values of the
spin Hall conductivity. The effect of TMR on V minread is
examined in the inset plot. Our results show that sub-
20 mV input voltages corresponding to sub-50 mV read
voltages will enable device functionality even when the
coupling efficiency is as low as 10%. As expected, an im-
provement in coupling efficiency, spin Hall conductivity,
and the TMR can lower the required supply voltage to
only a few milli-volts. Such a low switching voltage to
reverse the magnetization of magnetic materials is key to-
ward enabling ultra-low-energy operation using vTOPSS.
The total energy dissipation consists of the energy re-
quired to charge and discharge the output node voltage,
Vout, and the direct path conduction between V
+ and
V −. Assuming that the read phase lasts for a time du-
ration of τpulse, the energy supplied by the voltage V
+ is
given by the following integral:
Eread =
∫ τpulse
0
dtI1(t)V
+ =
∫ τpulse
0
dt(I2(t) + I3(t))V
+,
(15)
where Ij(t) (j = 1,2,3) denotes the electrical cur-
rent flowing in the jth branches as shown in Fig. 2,
I2(t) = GAP(V1(t)− V −), and I3(t) = CoutdVout(t)/dt+
GTIVout(t). Here Cout = CTI + Cint is the net capaci-
tive loading at the output node. By substituting V1(t)
in terms of Vout(t) and using Eqn. (13), the energy dis-
sipation of the circuit is given per Eqn. (16). The term
Eread,1 in Eqn. (16) is dominated by the energy dissipa-
tion due to MTJ leakage, while Eread,2 is largely due to
energy consumed in charging and discharging the output
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FIG. 3. Minimum input and read voltages versus the spin
coupling efficiency in vTOPSS for various values of the spin
Hall conductivity of the TI layer (σSHC). Simulation param-
eters: α = 3×10−3, Eb = 30kT , TMR = 1.4, L = 10 nm,
W = 100 nm, RintGTI  1. Inset plot shows the scaling of
minimum read voltage with TMR for various RintGTI product
values. Note that the area of the MTJ and the RA product
values do not affect the value of V minread and V
min
in .
capacitance. The term Eread,3 couples the energy dissi-
pation due to the finite conductance of the TI layer and
the MTJ. For GTI  GAP, the leakage through the TI
layer dominates Eread,3.
The time to charge/discharge the output capacitance
is ≈ τeq. For typical material parameters, τeq is much
smaller than the time required for spin accumulation and
STT-driven reversal of the MI layer. For example, con-
sidering rint = 1.25×107 Ω/m, Lint = 100 nm, TMR =
1.4, RA = 4×10−11 Ωm2, AMTJ = 333 nm2, Cout = 0.1
fF, τeq ≈ 13 ps. On the other hand, reversal delay of the
MI layer is several hundreds of picoseconds indicating
that charging/discharging of load capacitances through
interconnects is not the limiting factor in vTOPSS tech-
nology (utilizing anti-damping switching of the MI layer).
This is contrary to CMOS technology in which local in-
terconnects as short as a few gate pitches dominate the
circuit delay [47].
For τpulse  τeq, a lower bound on the energy dissi-
pation may be obtained by setting τpulse = τ (defined
in Eqn. (11)), Vread = V
min
read (defined in Eqn. (14)), and
Vf = V
min
in (defined in Eqn. (12)).
Eread = V
2
readGAP τpulse︸ ︷︷ ︸
Eread,1
+CoutVreadVout(τpulse) [1 +RintGAP]︸ ︷︷ ︸
Eread,2
+
VreadVfτpulse [GTI +GAP(1 +RintGTI)]
[
1− τeq
τpulse
+
τeq
τpulse
e
−τeq
τpulse
]
︸ ︷︷ ︸
Eread,3
.
(16)
IV. PERFORMANCE BENCHMARKING
To benchmark the performance of vTOPSS against
CMOS and existing spin-based devices, we first study the
impact of device design on vTOPSS latency, energy, and
energy-delay product (EDP). For CMOS logic at the 2020
ITRS technology node, the effect of local interconnects
(copper/low-κ) on the performance metrics is considered.
We also identify a set of optimal material parameters of
vTOPSS to achieve an EDP on the order of 10−29 Js for
it to be competitive against CMOS logic.
A. Energy and latency
Figure 4 shows the latency of vTOPSS plotted as a
function of the read voltage. Simulation parameters are
noted in the figure caption. The dominant time constant
in vTOPSS is the magnetization reversal delay, which
can be reduced by increasing the read voltage on the
MTJ or by improving the efficiency of coupling of TI-MI
spins. For a TI length of 10 nm, read voltage of 50 mV,
and ε = 0.5, the latency of vTOPSS is ≈ 2 ns, while
the latency reduces to ≈ 1 ns for perfect spin coupling
efficiency. To ensure that the MI reversal delay is sub-1
ns, the area of the interface between the TI and MI layers
must be increased. As shown in the inset plot of Fig. 4,
by increasing the length of the TI layer to 100 nm, a delay
of only a few 100 ps for vTOPSS is achievable. With all
other parameters fixed, an increase in TMR increases the
input voltage across the TI layer, reducing the latency of
MI reversal. Another important material property is the
spin Hall conductivity (σSHC) of the TI layer–an increase
in σSHC increases the interface spins available to drive the
MI magnetization, thereby reducing its delay.
Figure 5 shows the scaling of vTOPSS energy dissipa-
tion with the read voltage applied on the MTJ. As the
read voltage reduces the energy dissipation also reduces.
However, the energy dissipation of vTOPSS decreases lin-
early with Vread. At a read voltage of 50 mV, the en-
ergy dissipation of vTOPSS for infinite sheet resistance
(gapped surface states and negligible bulk conductivity)
is as low as 10 aJ. This energy dissipation increases by
12× for Bi2Se3 thin films with a sheet resistance of 1
kΩ/ measured at room temperature in Ref. [45]. Fig-
ure 6 shows the contribution of various terms in Eqn. (16)
to the overall vTOPSS energy dissipation. In the best-
case scenario with negligible TI conductance, the en-
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FIG. 4. Delay of vTOPSS versus read voltage. Inset shows
the impact of TMR on the delay for various values of the
TI length. Simulation parameters are: σSHC = 2000~/2e
Ω−1cm−1, Rsheet = 10 kΩ/, α = 3×10−3, Eb = 30kT , HK
= 0.1 T, RA product = 100 Ωµm2, TMR = 1.4, AMTJ = Aint,
cint = 1.6 pF/cm, rint = 1.25×107 Ω/m, Lint = 100 nm, L =
10 nm, W = 100 nm. For the inset plot, Vread = 100 mV, ε
= 1, while the TI-MI interface length (L) is varied.
ergy dissipation is mainly dominated by the first term in
Eqn. (16). This term signifies the importance of leakage
through the MTJ stack and can be reduced by utiliz-
ing material systems with a much larger TMR ratio. As
the leakage through the TI increases, energy dissipation
begins to be dominated by the third term in Eqn. (16).
Note that even if GTI → 0, the contribution of the third
term in Eqn. (16) remains finite due to the presence of
GAP. Finally, the contribution of the second term in
Eqn. (16) remains insignificant as long as RintGTI  1.
This condition is typically satisfied for local metallic in-
terconnects considered for results in Fig. 5. The effect of
interconnects on energy dissipation is further discussed
in Sec. IV C.
B. Energy-delay product (EDP)
As shown in Figs. 4 and 5, there exists an energy-delay
tradeoff in vTOPSS with respect to Vread. However, this
trade-off in vTOPSS has a subtle difference when com-
pared against CMOS technology. In CMOS logic, energy
dissipation scales quadratically with the supply voltage
(ECMOS ∝ V 2DD). In vTOPSS, however, energy dissi-
pation displays a linear dependence on the read volt-
age. This is because leakage through the TI conduc-
tance and the MTJ conductance dominate vTOPSS en-
ergy (see results and discussion related to Fig. 5). Since,
τpulse ≈ τ ∝ V −1read and Eread ∝ Vread, a constant EDP
with respect to Vread is obtained in vTOPSS, if all other
design parameters were kept the same. For the results
reported in Fig. 5, the EDP increases from 1.2×10−27 Js
to 1.2×10−26 Js as the sheet resistance of the TI layer
reduces (or the TI conductance increases).
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FIG. 5. Energy dissipation of vTOPSS as a function of the
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spin coupling efficiency, ε = 1. Other simulation parameters
are the same as those reported in Fig. 4.
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tion as a function of the TI conductance. Simulation param-
eters are the same as in Fig. 5.
The EDP can be reduced by designing junctions that
exhibit a large TMR–an increase in TMR at a fixed RA
product value reduces both the switching delay and the
energy dissipation. The scaling of EDP with TMR in
vTOPSS can be expressed as EDP ∝ 1/TMRb, where
the exponent b ≥ 1. At the same time, there exists an
optimal value of RA product that minimizes the energy
dissipation and the EDP of vTOPSS. As long as τeq is
negligible compared to the MI reversal delay, an increase
in RA product reduces the energy dissipation, resulting
in a concomitant reduction in the EDP of the device.
Note that the MI reversal delay is not affected by the RA
product. For STT-MRAM applications, a large RA prod-
uct is undesirable as it increases the voltage required to
switch the magnetization state via current-induced spin
torques [48]. In the case of vTOPSS technology, the MTJ
8cell is only used to generate a rather low output voltage
that must be sufficient to switch the subsequent logic
stage. As such, a large RA of the read unit on the MTJ
stack may be beneficial to the design of vTOPSS.
As shown in Fig. 7, EDP initially decreases with an
increase in RA product. With further increase in RA,
EDP exhibits the reverse trend and begins to increase.
For RA < RAopt (optimal), the scaling of EDP with RA
is expressed as EDP ∝ RA−1. Beyond the optimal value
RAopt, unfortunately the delay associated with charg-
ing/discharging capacitive nodes becomes much larger
than the MI reversal delay. The optimal value of RA
depends on the material and geometry of the device. For
the results shown in Fig. 7, RAopt decreases with a re-
duction in Rsheet. Moreover, the EDP-RA contour be-
comes flatter around the optimal point as Rsheet reduces.
Results show that at a TMR of 600% and without any
leakage through the TI, the optimal EDP of vTOPSS is
around 2 × 10−29 Js, which is comparable to the EDP
of CMOS technology at the 2020 ITRS node (see discus-
sion in Sec. IV D). For the same parameters, the energy
dissipation and the delay of vTOPSS are 0.23 aJ and 55
ps, respectively. In typical MTJs, TMR increases with
increasing RA product, which can be harnessed to im-
prove the EDP of vTOPSS. In [49], it is shown that a
TMR of 600% can be obtained with an RA product of
104 Ωµm2 in CoFeB/MgO/CoFeB type MTJs by anneal-
ing the structure above 500◦C.
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FIG. 7. EDP of vTOPSS versus the RA product of the MTJ
for various values of Rsheet of the TI layer at ε = 1, TMR =
600%, Vread = 50 mV. An optimal RA product value exists
that minimizes the EDP of the device. The inset shows the
scaling of EDP with TMR for all other material parameters
fixed. Inset shows the scaling of EDP with TMR for RA =
10−9 Ωm2. Other simulation parameters are same as those
reported in Fig. 4.
C. Interconnect considerations
To transmit information between vTOPSS logic, con-
ventional CMOS-compatible metallic interconnects can
be used. Additionally, highly resistive nanowires with
effective resistivity (ρeff ≤ 100 µΩcm) can also be used
as the dominant component of delay is due to the MI
reversal under the influence of anti-damping torque. As
such, there exists a wide range of interconnect options,
such as copper, ultra-scaled wires (wire width electron
mean free path), doped semiconducting wires to design
vTOPSS logic. The effect of interconnect resistivity on
the the interconnect latency of vTOPSS for various in-
terconnect lengths is shown in Fig. 8. Even for intercon-
nect resistivity of 100 µΩcm, the delay associated with
charging/discharging the output node is ≈ 30 ps for in-
terconnect length of 5 µm and width of 10 nm (point
labeled as “a” in Fig. 8). For wider interconnects, the
effect of resistivity increase on the charging/discharging
time constant is negligible. For comparison, the reversal
delay of the MI layer is few 100’s of picoseconds and will
dominate the overall latency of vTOPSS for interconnect
length scales up to a few micrometers.
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FIG. 8. Effect of interconnect resistivity (ρeff), length (Lint),
and width (Wint) on the charging/discharging time constant
of the output node voltage. For comparison, the MI reversal
delay is on the order of few 100’s of picoseconds. Simulation
parameters are the same as those reported in the caption of
Fig. 4.
D. Comparison against existing logic devices
The model used for computing the performance met-
rics of CMOS technology comprise a minimum-sized
CMOS inverter driving a similarly sized load through
copper/low-κ interconnect. Using the Elmore delay
model, the delay of the CMOS circuit is given as [50]
τCMOS = 0.69RS (CS + CL) +
0.69 (RScint + rintCL)Lint + 0.38rintcintL
2
int,
(17)
where RS and CS are the source resistance and capac-
itance, respectively, CL is the load resistance (assumed
equal to CS). The energy dissipation of the CMOS circuit
9is given as
ECMOS = (CS + CL + cintLint)V
2
DD, (18)
where VDD is the supply voltage.
CMOS device metrics are taken from the ITRS
roadmap for the 2020 technology node (1/2 pitch of
metal-1 = 18 nm). For a minimum-sized inverter, RS ≈
78 kΩ, CS = 0.68 fF/µm, CL = 0.38 fF/µm, ρeff = 25
µΩcm, cint = 1.6 pF/cm, interconnect aspect ratio =
2 [51]. The delay of the CMOS circuit by omitting inter-
connect related delay is ≈ 1.1 ps at an energy dissipation
of 10 aJ/bit. This yields an EDP of 1.1×10−29 Js. For
an interconnect length of 100 nm, the delay of the CMOS
circuit is 2.1 ps at an energy dissipation of 20 aJ/bit and
EDP of 4.2×10−29 Js.
Existing spin-based devices that are considered for
comparison include all-spin logic (ASL) [52], charge-
spin logic (CSL) [53], magnetoelectric spin-orbit (MESO)
logic [54]. ASL uses filtering of electric current through
a nanomagnet to generate spin-polarized current, which
communicates spin information between input-output
nanomagnets via a non-magnetic conductor (e.g. cop-
per, aluminum) that serves as the interconnect. Unlike
charge current, spin current is not conserved; therefore,
the design of interconnects in ASL requires careful con-
sideration [55]. On the other hand, CSL uses spin-Hall
effect to convert electric current carrying information into
spin polarized current, which is used to switch the state
of an input nanomagnet. The orientation of the input
nanomagnet is communicated to an output nanomagnet
via their mutual magnetic dipolar coupling. The magne-
tization state of the output nanomagnet is read through
an MTJ, which generates an output electric current with
the polarity and amplitude dependent on the orientation
of the output nanomagnet and the voltage applied on the
MTJ. Since information is communicated via electric cur-
rent, there is no loss of information in the interconnect.
However, due to the flow of electrical current through a
heavy metal layer with a high effective resistivity, CSL
has a high Joule heating. The MESO device, recently
proposed in [54], uses magnetoelectric transduction to
convert electrical current into spin current at the input
side, while spin-orbit coupling is utilized at the output
end for spin to charge transduction. That is, the input
and output state variables are encoded in electrical cur-
rent. Benchmarking activities have shown that magne-
toelectric mediated spin devices have energy dissipation
comparable to that of CMOS [8].
Table I shows the performance metrics of vTOPSS in
comparison to spin-based devices. The performance of
vTOPSS exceeds that of existing spin-based devices. The
energy dissipation of vTOPSS is 100× lower than that of
ASL and CSL, while the delay of vTOPSS is (2-10)×
lower than that of ASL and CSL, respectively. The de-
lay of vTOPSS is comparable to that of the MESO device
and can be reduced further by utilizing MI layers with
lower damping and/or MI switching via precessional dy-
namics. In terms of energy dissipation, vTOPSS per-
forms slightly better than the MESO device. The en-
ergy dissipation can be further reduced through material
optimization, particularly with a higher TMR and RA
product of the MTJ used for sensing the state of the MI
layer in vTOPSS.
V. UNIVERSAL BOOLEAN LOGIC
IMPLEMENTATION
A complete set of two-input Boolean functions can be
implemented using the schematic shown in Fig. 9. In this
figure, VA and VB refer to primary signal inputs, while
VX denotes the tie-breaking input signal. To change the
functionality between true and complementary outputs,
the polarity of the supply voltage signals on the MTJ is
swapped. To implement NAND gate, VX is set to its neg-
ative value, while for NOR gate, VX is set to its positive
voltage. For XOR/XNOR functionality, one of the pri-
mary inputs is applied as a voltage signal on the TI, while
the other primary input will serve as the supply voltage
on the MTJ in the read unit. In the case of copy/invert
functions, the tie-breaking signal VX is set to 0 V. Al-
ternately, the schematic shown in Fig. 1 can be used for
copy and invert Boolean operations. However, by using a
generic layout as in Fig. 9, all 16 Boolean operations pos-
sible for two input signals can be implemented directly
by permuting the polarities of MTJ supply and the con-
trol voltage. Another major advantage of vTOPSS is
its ability to support logic locking [58] and encryption
at the device level by preventing optical based reverse
engineering attacks [59]. The innate polymorphism of
vTOPSS will enable runtime reconfigurability where the
actual function to be implemented is determined on-the-
fly using a key/control input. Exploring the resilience of
vTOPSS against existing hardware attacks, prominently
those based on the Boolean satisfiability test, will be in-
vestigated in future work.
The device layout corresponding to the universal logic
gate is shown in Fig. 10, where the device area for a uni-
versal gate is ≈ 0.06 µm2 assuming relatively large values
of the cross-sectional areas of the TI-MI interface, MTJ,
and the interconnect. The area can be reduced signifi-
cantly by patterning narrower TI/MI layers and reduc-
ing the cross-sectional dimensions of the MTJ. The latter
approach, in particular, is advantageous for reducing the
device footprint without a negative impact on the device
performance metrics.
VI. CONCLUSIONS
Computational electronics can, in principle, be realized
using any state variable that is stable over device-relevant
timescales, and with any low-loss communication mech-
anism between devices that allows fan-out. In this re-
gard, storing and manipulating information in magnetic
materials is promising. Magnetic materials have a large
number of electron spins that are locked together by their
exchange interaction such that the reorientation energy
per spin to move the magnetization collectively can be on
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TABLE I. Overview of performance metrics of various spin-based devices. Performance metrics of vTOPSS exceed those of
existing spin-based technologies. ASL: All-spin logic, CSL: Charge-spin logic, MESO: Magnetoelectric spin orbit logic. The
EDP of low-power CMOS technology at the 2020 ITRS technology node is ≈ 4×10−29 Js (see text for calculations). ∗indicates
results for perpendicular magnetic anisotropy magnets, ∗∗total pulse width reported in [54], #conservative estimate as it assumes
areas of TI layer and the MTJ are equal to (100×100) nm2 and spacing between TI and MTJ = 50 nm. vTOPSS area is
calculated for the device in Fig. 1.
Metric ASL [56] CSL [57] MESO [54] vTOPSS (this work)
Input/Output Voltage Electrical current Electrical current Voltage
Transduction V → m → Ispin → m
→ V
Ielec → m → Ielec Ielec → m → Ielec V → m → V
Energy-per-bit 0.34 fJ(*) 0.32 fJ 27 aJ 21 aJ
Switching delay 0.5 ns 1.5 ns 250 ps(**) 200 ps
Energy-delay
product
17×10−26 Js 4.8×10−25 Js 6.75×10−27 Js 4.2×10−27 Js
Area 3.8×10−3 µm2 1.6 ×10−3 µm2 1.4 ×10−2 µm2 (1-2) ×10−2 µm2(#)
Fan-out No Yes Yes Yes
vTOPSS material parameters: Aint = AMTJ = (100×100) nm2, α = 3×10−3, σSHC = 2000~/2e Ω−1cm−1, Eb =
30kT , HK = 0.1 T, ε = 0.5, cint = 1.6 pF/cm, ρeff = 25 µΩcm, TMR = 1.4, RA = 100 Ωµm
2, interconnect length
and width = 100 nm, GTI = 0 (no leakage), Vread = 50 mV.
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FIG. 9. All two-input Boolean logic functions can be imple-
mented using the same device layout. The primary inputs
are denoted as VA and VB, while the signal VX denotes the
tie-breaking signal to change the Boolean functionality. To
switch between inverting and non-inverting logic (different
polarities of Vout), the polarity of the signals V
+ and V −
at the MTJ can be interchanged.
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FIG. 10. Device layout for schematic shown in Fig. 9. Here,
it is assumed that the cross-sectional area of the TI layer is
(100×100) nm2 and the spacing between adjacent TI layers
is 50 nm. The MTJ cross-sectional area is the same as that
of the TI-MI interface. The total area is ≈ 0.06 µm2.
the order of meV. Magnetization reversal solely through
electric fields is critical toward paving the path for an
ultra-low-energy computing substrate. The efficiency of
voltage-spin conversion must be significantly higher to
allow ultra-low-voltage operation to be competitive with
CMOS technology.
In this paper, a voltage-controlled topological spin
switch (vTOPSS) based on a hybrid toplogical insulator
(TI)-magnetic insulator (MI) magnetoelectric structure
was presented. The device has the following important
features: (i) innate polymorphism, i.e. it can implement
all 16 two-input Boolean operations using the same lay-
out, (ii) CMOS compatible (input/output variables are
in voltage domain), (iii) extremely large intrinsic gain
for charge-to-spin conversion owing to the ultra-high spin
Hall conductivity of the TI material, (iv) ability to sup-
port fan-out, (v) sub-10 mV operation with energy-per-
bit < 10 aJ/bit, (vi) ability to lower EDP on the order of
10−29 Js (competitive with CMOS), (vii) elimination of
electrical current carrying wires as the operation is fully
based on voltage-to-voltage conversion with transmis-
sion of information via capacitive charging/discharging
of wires, (viii) ultra-low damping of the MI layer allows
ultra-fast operation on the order of few 100’s of picosec-
onds via anti-damping spin torque.
We developed analytic models to quantify the perfor-
mance of vTOPSS and benchmark the results against
existing CMOS and spin-based devices. Our results con-
clusively show that at the current state-of-the-art mate-
rial parameters, vTOPSS exceeds the performance of all-
spin logic, charge-spin logic, and magnetoelectric spin-
orbit logic. Improvements in material parameters and
device design can readily facilitate sub-aJ energy-per-
bit operation with an energy-delay product ∼ 10−29 Js
for vTOPSS to be competitive against CMOS devices at
the 2020 ITRS technology node. Future work will ad-
dress important issues pertinent to multi-domain effects
in both uniaxial and biaxial magnetic insulators and ef-
fects of thermal stochasticity for sub-critical excitation.
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Unlike CMOS, vTOPSS can also provide logic locking
due to the uniform device-level layout that makes it vir-
tually impossible to probe the functionality with reverse
engineering hardware attacks. The ability of vTOPSS to
thwart state-of-the-art Boolean SAT attacks is yet to be
examined and will be considered in future work.
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